COE 542 or Consent of the Instructor
ASIC design methodologies. Programmable ASICS. Field Programmable GateArrays: Architecture, Programming technologies, Design parameters and mod-els. FPGA technology mapping techniques, Routing techniques, Placement tech-niques and Testability.